ABSTRACT

The Adaptive Optics Demonstrator (AOD) is an experimental LIDAR-based system used to track orbiting objects which uses adaptive optics (AO) to reduce the degradation of the laser beam as it propagates through the atmosphere. AO systems are by nature very complex and expensive due to computation and latency requirements; as a result it is common for an AO system for a 1–3 m telescope to involve multiple CPUs, digital signal processors (DSPs) and field-programmable gate arrays (FPGAs). In recent years, however, advances in FPGA technology have potentially enabled a single device to perform all data processing and control required for AO, presenting a far simpler, cheaper, and more efficient alternative to existing systems. In order to evaluate the feasibility of this concept, a simplified AO processing system implemented on a single low-cost FPGA is presented. In particular, this paper details the methods used to optimise the AO algorithms to maximise throughput by taking advantage of the FPGA architecture; these algorithms include wavefront sensor (WFS) thresholding, centroiding and wavefront reconstruction. It is found that the processing sequence required to generate deformable mirror (DM) commands from a raw WFS detector image can be executed at a rate of over 9 kHz using a single-precision floating-point implementation. This is significantly faster than the nominal bandwidth of 100 Hz for the AOD, indicating that today’s FPGAs indeed have the potential to replace the existing AO processing infrastructure. The next step is to directly interface the FPGA to the WFS and DM, which is an important step in reducing the cost and complexity of an AO system; this will be addressed in a future investigation.

1. INTRODUCTION

Space debris poses a major problem to the future of vital services, such as communications and mapping, which are provided by multitudes of satellites. Due to high orbital speeds, debris as small as a centimetre can destroy a satellite, in turn creating more debris. A cascade of such events may lead to a Kessler syndrome, in which the concentration of debris is so high as to render the use of these orbits impossible [1].

The Research School of Astronomy and Astrophysics at the Australian National University in partnership with Electro-Optic Systems (EOS) Space Systems have been developing the Adaptive Optics Demonstrator (AOD) to range orbiting objects so that these events can be avoided [2]. The completed system, incorporating the 1.8 metre telescope at Mount Stromlo Observatory in Canberra, Australia, will employ a high-power infrared probe laser to range orbiting objects. The adaptive optics (AO) component provides atmospheric correction for imaging and laser ranging, allowing for the detection of smaller angular targets and drastically increasing the number of detectable objects. The AO system required is typical of those used on 1–3 m telescopes for space surveillance, and is computationally demanding, requiring a correction bandwidth on the order of 100 Hz. As a result, it is not unusual for AO systems to comprise multiple servers, digital signal processors (DSPs) and field-programmable gate arrays (FPGAs), with dedicated tasks such as wavefront sensor (WFS) data processing or wavefront reconstruction; in the AOD these requirements are met using a combination of a dedicated CPU and several PCIe cards. The resulting systems are complex and expensive, often costing millions of dollars and taking years to design. Despite their processing power, however, the need to transfer
data between the different components in the system introduces undesirable latencies. In particular, interconnections with non-deterministic transmission delays [3] as well as operating system jitter [4] can reduce the achievable bandwidth. While this multi-platform approach has been necessary in AO systems to date due to computation and latency requirements, this may no longer be the case for systems with less demanding processing needs.

In recent years, large advances have been made in FPGA and microprocessor technology, with today’s devices having clock speeds in excess of 200 MHz whilst using a $\leq 5$ V power supply. AO systems using a single such device for all processing and control may present a far simpler, cheaper, smaller and more efficient alternative to existing systems. For example, Basden et. al. in [4] found that a single CPU can successfully be used as a standalone controller in an AO system; however the performance of this system when scaled up to meet the more demanding processing requirements of more complex AO is limited by the fixed architecture of the CPU. In contrast, the extremely flexible architecture of FPGAs is suited to the acceleration of operations common in AO systems, as it enables programs to be restructured at the gate level. Moreover, developments over the past decade or so have effectively eliminated a number of barriers preventing their use as standalone AO controllers, with many of today’s FPGAs having hardware floating-point support and hard-wired processors. The objective of this paper is to evaluate the feasibility of using a single FPGA as a standalone AO controller. In particular, the aim is to achieve satisfactory bandwidth and latency whilst meeting the processing requirements of a simple closed-loop AO system using the specifications of the AOD, through optimisation of the algorithms required to transform a raw Shack-Hartmann (SH) WFS detector image to the deformable mirror (DM) commands.

### 2. CURRENT FPGA TECHNOLOGY

FPGAs are highly configurable integrated circuits comprising programmable logic (PL)—or a ‘fabric’—containing millions of basic logic elements and reconfigurable interconnects, from which programs are implemented at the circuit-level [5]. The FPGA architecture allows hundreds of operations to execute simultaneously, facilitating large-scale parallelisation. As a result they are often used in processing SH WFS data [6, 7, 4, 8] to minimise the latency of operations such as centroiding and filtering. Recently their increased clock speeds, cost and size have allowed FPGAs to replace large numbers of DSPs, for instance in the AO used in the 76 cm Advanced Technology Solar Telescope, in which two FPGAs handle a processing load which would otherwise require 96 DSPs [9].

Advances have been made towards implementing a complete AO system on a single FPGA [10, 8]; for example, Chang et. al. in [11] report a complete AO system on a Xilinx Virtex-5 FPGA. However, despite the advantages of such a system—including reduced cost, complexity and power usage—there are very few reported examples of such systems which handle both processing and control. This may be for a variety of reasons. FPGAs lack a fixed architecture, making interfacing with the WFS detector a complex process. Whilst intellectual property cores supporting industry standard interfaces such as Camera Link and GigE Vision exist, they are often expensive and inflexible. ‘Soft-core’ processors can be programmed into the PL to take advantage of manufacturer-provided drivers for operating systems such as Linux, but these are limited in power by low fabric clock speeds, which are on the order of 100 MHz [12]. Additionally, a historic shortcoming of FPGAs is that unlike DSPs [13] most did not have hardware support for floating-point operations. As recently as 2008 [14] FPGAs were practically limited to fixed-point or integer implementations, resulting in an undesirable closed-loop wavefront error due to the relatively poor precision of these data formats. Many of today’s FPGAs contain optimised DSP slices in the PL [15], making it possible for them to perform all required operations in single- or double-precision floating-point with an acceptable throughput, and without sacrificing precision. Floating-point operations are still generally much slower than the equivalent fixed-point or integer operations, however.

In recent years, devices containing both hard-wired processing systems (PSs) and PL on the same chip have emerged. As the PS can be clocked at GHz frequencies, they have a distinct advantage over PL-only devices with soft-core processors. Meanwhile, compared to central processing unit-only systems, implementing AO data processing operations in the PL may result in a comparable bandwidth despite the relatively low PL clock speed. These devices often have a variety of I/O peripherals and support standard interfaces, such as Gigabit Ethernet, facilitating DM and WFS interfaces. By eliminating transmission delays arising from sending data to and from external devices such as frame grabbers, this alone could lead to a significant improvement in overall latency. The Xilinx Zynq-7000 FPGA, is an example of such a device, containing a dual-core ARM Cortex-A9 processor as well as PL with optimised DSP slices to accelerate floating-point and multiply-accumulate (MAC) operations [12]. In light of these features the Zynq was chosen as the platform for the presented system. The target used was the Zedboard, a development board for the Zynq-7000 7Z020, which is a low- to mid-range member of the device family.
3. AO SYSTEM DESIGN

The AOD is a closed-loop AO system, using a SH WFS for wavefront measurement and a DM for correction. The specifications of the AOD are shown in Table 1, and are the same as those used for the design presented here.

Table 1: AO specifications of the AOD [2, 16]

<table>
<thead>
<tr>
<th>Parameter</th>
<th>AOD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of actuators</td>
<td>177</td>
</tr>
<tr>
<td>Number of subapertures (per side)</td>
<td>14</td>
</tr>
<tr>
<td>Number of subapertures (illuminated)</td>
<td>144</td>
</tr>
<tr>
<td>Pixels per subaperture (per side)</td>
<td>6</td>
</tr>
<tr>
<td>Number of slopes</td>
<td>288</td>
</tr>
</tbody>
</table>

Some of the operations required in an AO system are best suited to conventional processors whilst others can be best implemented in the PL. A diagram showing how a typical AO system might be implemented on the Zynq is shown in Fig. 1a. Top-level system control is handled by the AO System Control module inside the PS, which runs an embedded variant of the Linux kernel. This module oversees execution of the control loop. The WFS interface module, also implemented in the PS, communicates with the WFS camera and stores the detector image in memory in the PL. The operations required to go from the raw WFS detector image to DM commands are carried out in the PL to achieve maximum throughput via parallelisation and other optimisation methods unique to the FPGA architecture. This system is referred to as the Adaptive Optics Processing System (AOPS). The DM interface is also implemented in the PL to minimise the latency between computation of the DM commands and issuing them to the DM.

The AOPS, the focus on this paper, was divided into two modules so that each could be analysed and optimised individually before being combined into a single processing unit. The first module carries out thresholding and centroiding, and the second wavefront reconstruction. A data flow diagram of the AOPS is shown in Fig. 1b. As this is a proof-of-concept design the AOPS was kept as simple as possible. As a result a number of processing steps required in the AOD, including subtracting centroid offsets, removing tip/tilt/focus modes and more sophisticated thresholding methods were omitted. All operands are stored in block random-access memorys (BRAMs), memory cells located in the PL. A possible bottleneck in performance is caused by the storage requirements of the WFS detector image. Because the PS must be able to write to the BRAMs used to store it, only half of the total ports are available to the AOPS, effectively doubling access time. All other operands are only accessed from within the PL and so are not affected by this issue.

4. ALGORITHM OPTIMISATION

The configurable architecture of the PL in an FPGA allows algorithms to be optimised for high throughpunt. Pipelining and loop unrolling are two optimisation techniques which are relevant to those used in the AOPS. The nature of the operations required in the AOPS are best represented as nested loops. Loop unrolling is an optimisation technique which increases the throughput of loops by instantiating multiple copies of the loop body in the PL [17]. Consider the function $\text{foo}$ shown in Fig. 2a. For the sake of simplicity, assume that each operation requires one clock cycle. When the loop is rolled, only one instance of the logic used to carry out a single loop iteration exists. As a result each iteration must be executed sequentially, giving a total latency of 12 cycles: this is similar to how the program would be executed in a conventional processor. Unrolling by a factor of $F = 2$ creates two such instances, enabling two iterations to execute concurrently. Completely unrolling the loop, corresponding to $F = 4$, creates four instances, enabling the entire loop to be executed in as much time as a single iteration. In the AOPS, loop iterations involve accessing sequential elements of arrays in BRAM, which at most have two read/write ports. As a result full unrolling of such a loop with $n$ iterations is only effective if the array can be partitioned into $n/2$ BRAMs. For this example, if the loop is completely unrolled, two BRAMs are required. For large arrays such as the reconstructor matrix this is not possible as there are insufficient resources in the chip; in these instances, partial unrolling and the corresponding partitioning arrangement are used.

Another optimisation technique that is used in conventional processors and FPGAs alike is pipelining, in which a task is split into segments which use different hardware resources so that a new task can begin execution before the
Fig. 1: (a) Diagram showing the top-level modules of the AO system including the AOPS (comprising the modules inside the dotted line). Green cells represent BRAMs, yellow cells processing modules and blue hardware; (b) A data flow diagram of the AOPS.

previous one finishes [17]. A diagram illustrating the concept applied to a function $\text{bar}$ is shown in Fig. 2b. By enabling new calls of $\text{bar}$ before previous calls have finished, the latency of successive function calls is significantly reduced. Loop bodies can also be pipelined to achieve a similar result.

5. MODULE OPTIMISATION

The Thresholding and Centroiding and Wavefront Reconstruction modules were designed and optimised individually before being combined to form the AOPS. The only variables with data types are constrained by the AOD requirements are the WFS detector image, with pixel values specified as 14-bit unsigned integers, and the DM commands, which are specified as 16-bit integers. The formats of the reconstructor matrix, WFS slopes and all other variables are design parameters which affect the achievable bandwidth and residual error of the system. Floating-point implementations were used, with fixed-point only considered only if latency requirements could not be met.

The software for each module was developed using Xilinx Vivado High-Level Synthesis (HLS), a utility which automatically translates C/C++ code into a register transfer level (RTL) implementation that is used to program the PL. HLS supports a number of relevant optimisation techniques including pipelining, loop unrolling and array partitioning which are effected during code transformation. The tool also provides latency and resource usage estimates, including the number of BRAMs required to store variables internal to the function, DSP slices, flip-flops (FFs) and look-up-tables (LUTs). These estimates were used in the analysis to determine the implementation with the lowest latency that could realistically be implemented on the Zynq. Some resources are required by the PS in order to communicate with the PL, which are not included in these estimates. It was found, however, that this amounts to fewer than 1% of the total resources available in the Zynq 7Z020, and so was ignored in the analysis.

The RTL implementation is dependent upon the fabric clock frequency $f_{\text{clk}}$, as HLS attempts to constrain the latency of the longest interconnect $T_{\text{min}}$ in the design to below this clock period [17], with the design failing timing constraints if $T_{\text{min}} > 1/f_{\text{clk}}$. The more resources used by the design, the less likely it is to meet timing requirements,
simply because clock signals must travel longer paths. A solution is to decrease $f_{\text{clk}}$; however this increases the overall latency. Hence, designs using less logic were deemed more favourable. Nonetheless, it should be stressed that the pass/fail criterion given by HLS is only an estimate, and whether or not a design will meet timing requirements when implemented on the FPGA is only determined during placing and routing. A fabric clock speed of $f_{\text{clk}} = 100$ MHz was used in the synthesis of all designs, and designs with $T_{\text{min}} > 10$ ns fail to meet timing constraints.

The design process of each module was as follows:

1. A top-level function representing the module was written in C++, with function arguments representing inputs and outputs.
2. After validation using testbench code, Vivado HLS was used to synthesise the function into the equivalent RTL implementation, and the estimated latency, $T_{\text{min}}$ and resource usage recorded.
3. The RTL implementation was validated by performing a cosimulation between the implementation and the C++ testbench code containing the original function using a gate-level simulation tool.
4. Optimisation directives were applied, and steps 2 and 3 repeated.

Fig. 2: Visualisations of unrolling (a) and pipelining (b) as applied to functions \texttt{foo} and \texttt{bar} respectively.
5.1 Thresholding and Centroiding Module

This module applies a simple constant threshold filter to the WFS detector image before computing the centroids of each subaperture, or the \(x\) and \(y\) slopes \(\bar{x}\) and \(\bar{y}\), stored in a 288×1 vector \(s\). The two operations were combined as they both involve visiting each relevant pixel in the image. A simple centre-of-gravity centroiding technique was used, in which the centroids are calculated using

\[
(\bar{x}, \bar{y}) = \left( \frac{M_{01}}{M_{00}}, \frac{M_{10}}{M_{00}} \right)
\]

(1)

where the moments \(M_{mn}\) are calculated using the expressions

\[
M_{mn} = \sum m \sum n x^m y^n I(x,y)
\]

(2)

and \(I\) is the detector image, represented in memory as a 2D array in row-major order. The chosen method of calculating the WFS slopes, shown in Algorithm 1, involves nested loops. The outermost loop, \texttt{TC\_loop\_lenslets}, loops through the coordinates of the top-left-hand pixel of each illuminated subaperture \(k\) using 2×144 look-up table. The nested loops \texttt{TC\_loop\_rows} and \texttt{TC\_loop\_cols} then iterate over each pixel in the subaperture, performing the thresholding operation and updating the partial sums of the computed image moments \(M_{00k}, M_{01k}\) and \(M_{10k}\) using a MAC operation. Two division operations then calculate the slopes \(\bar{x}_k\) and \(\bar{y}_k\).

\begin{algorithm}
\begin{algorithmic}
\State \textbf{TC\_loop\_lenslets:}
\For {each subaperture \(k\) do}
\State \textbf{TC\_loop\_rows:}
\For {each subaperture row \(y\) do}
\State \textbf{TC\_loop\_cols:}
\For {each subaperture column \(x\) do}
\State Threshold \(I(x,y)\)
\State Update the partial sums of \(M_{00k}, M_{01k}\) and \(M_{10k}\)
\EndFor
\EndFor
\EndFor
\EndFor
\Comment{Compute & store \(\bar{x}_k\) and \(\bar{y}_k\)}
\end{algorithmic}
\end{algorithm}

The module was synthesised in HLS using a single-precision floating-point vector to represent \(s\). The resulting latencies and resource usage obtained by applying different optimisation strategies are shown in Table 3. The labels used to refer to each optimisation strategy are given in Table 2.

Table 2: Notation for the different optimisation configurations used in the thresholding and centroiding module. The BRAM is required to store the LUT.

<table>
<thead>
<tr>
<th>Optimisation</th>
<th>Label</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipelined \texttt{TC_loop_rows}</td>
<td>\texttt{TC.P1}</td>
</tr>
<tr>
<td>Pipelined \texttt{TC_loop_cols}</td>
<td>\texttt{TC.P2}</td>
</tr>
<tr>
<td>Unrolled \texttt{TC_loop_cols}, factor (F)</td>
<td>\texttt{TC.UF}</td>
</tr>
<tr>
<td>WFS detector image partitioned cyclically, factor (F)</td>
<td>\texttt{TC.FF}</td>
</tr>
</tbody>
</table>

The throughput can be increased by a factor of six if \texttt{TC\_loop\_cols} is completely unrolled (\texttt{TC.U6}) whilst pipelining \texttt{TC\_loop\_rows} (\texttt{TC.P1}). This was achieved by partitioning \(I\) cyclically such that every 6th column was stored in the same BRAM. It was found, however, that this arrangement failed timing requirements. As a result, \texttt{TC.P2} and \texttt{TC.P1} were chosen as the optimal configurations as they have similar latencies.

\footnote{The uncertainty in the latency is due to \texttt{if}-statements in the body of the \texttt{for}-loop, because HLS assumes that the result of the condition may change during run-time, even though execution of this function is in fact completely deterministic.}
Table 3: Estimated latency of the RTL implementation of the Thresholding and Centroiding module (Algorithm 1) produced in Vivado HLS using different optimisation techniques in single-precision floating-point. Bold entries denote implementations that meet timing requirements with the best combination of latency and resource usage, and red entries implementations which fail timing requirements at $f_{clk} = 100$ MHz.

<table>
<thead>
<tr>
<th>Optimisation</th>
<th>Latency (cycles)</th>
<th>$T_{min}$ (ns)</th>
<th>BRAM (18 Kbit)</th>
<th>DSP slices</th>
<th>FFs</th>
<th>LUTs</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>22897 – 136945$^1$</td>
<td>8.70</td>
<td>1</td>
<td>3</td>
<td>3039</td>
<td>4060</td>
</tr>
<tr>
<td>TC.P1</td>
<td>5213</td>
<td>9.09</td>
<td>1</td>
<td>4</td>
<td>1887</td>
<td>2532</td>
</tr>
<tr>
<td>TC.P1, TC.U6, TC.F6</td>
<td>913</td>
<td>13.1</td>
<td>1</td>
<td>10</td>
<td>3979</td>
<td>5544</td>
</tr>
<tr>
<td>TC.P2</td>
<td>5212</td>
<td>9.09</td>
<td>1</td>
<td>3</td>
<td>3011</td>
<td>4250</td>
</tr>
</tbody>
</table>

Available: 280 220 106400 53200

5.2 Wavefront Reconstruction Module

The Wavefront Reconstruction module is used to generate the $177 \times 1$ vector $c$ of DM commands given the $288 \times 1$ vector $s$ of WFS slopes output by the combined thresholding and centroiding module using the expression

$$c = M s$$  \hspace{1cm} (3)

where $M$ is the $177 \times 288$ reconstructor matrix and the $i$th actuator command $c_i$ is given by the dot product of the $i$th row of $M$ and the slopes vector:

$$c_i = \sum_{j=1}^{288} M_{ij}s_j$$  \hspace{1cm} (4)

where $M_{ij}$ is the element of $M$ at indices $(i, j)$. To implement leaky-integrator control, the commands are updated at intervals $\Delta t$ using

$$c(t + \Delta t) = Kc(t) - Ms(t)$$  \hspace{1cm} (5)

where $0 \leq K \leq 1$ is the leak coefficient. Algorithm 2 was used to perform the matrix-vector multiplication. A temporary variable is used to store the partial sum of each DM command $c_i$ in each iteration of \texttt{WFR\_loop\_cols} in order to avoid unnecessary BRAM accesses. After this loop exits, the actuator command is calculated using equation 5.

Algorithm 2 The wavefront reconstruction algorithm used.

\begin{verbatim}
WFR\_loop\_rows:
  for Each actuator i do
WFR\_loop\_cols:
    for Each subaperture j do
      Update the partial sum of $c_i$
    end for
    Compute & store actuator command $c_i$
  end for
\end{verbatim}

A single-precision floating-point implementation was applied to determine the most efficient method of optimising the nested loop structure. The optimisation strategies applied are shown in Table 4. As shown in Table 5, the lowest latency was achieved when \texttt{WFR\_loop\_rows} was pipelined (WFR.P1) and \texttt{WFR\_loop\_cols} was unrolled by a factor $F = 2$ (WFR.U2, taking advantage of 2-port BRAM) but timing requirements are not met, as $T > 1/f_{clk}$.

A lower latency can be achieved by full unrolling of \texttt{WFR\_loop\_cols} (WFR.U288). This, however requires concurrent access to each column of $M$ and each element of $s$, in turn requiring at least 288 BRAMs, more than is available on the 7Z020, as well as 288 instances of the loop logic. As a compromise, \texttt{WFR\_loop\_cols} can be partially unrolled by a factor $F$, requiring $M$ and $s$ to be partitioned into $F$ BRAMs. The latency and resource usage of this configuration for different $F$ with \texttt{WFR\_loop\_rows} pipelined are shown in Fig. 3a and Fig. 3b respectively. As $F$
Table 4: Notation for the different optimisation configurations used in the Wavefront Reconstruction module.

<table>
<thead>
<tr>
<th>Optimisation</th>
<th>Label</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipelined WFR_loop_rows</td>
<td>WFR.P1</td>
</tr>
<tr>
<td>Pipelined WFR_loop_cols</td>
<td>WFR.P2</td>
</tr>
<tr>
<td>Unrolled WFR_loop_cols, factor $F$</td>
<td>WFR.U$F$</td>
</tr>
<tr>
<td>Reconstructor matrix &amp; WFS slopes partitioned, factor $F$</td>
<td>WFR.F$F$</td>
</tr>
</tbody>
</table>

Table 5: Estimated latency of the RTL implementation of the WFR module (see Algorithm 2) using different optimisation techniques with a single-precision floating-point implementation. Bold entries denote implementations that meet timing requirements with the best combination of latency and resource usage, and red entries implementations which fail timing requirements at $f_{\text{clk}} = 100$ MHz.

<table>
<thead>
<tr>
<th>Optimisation</th>
<th>Latency (cycles)</th>
<th>$T_{\text{min}}$ (ns)</th>
<th>BRAM (18 Kbit)</th>
<th>DSP slices</th>
<th>FFs</th>
<th>LUTs</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>511354</td>
<td>8.41</td>
<td>0</td>
<td>5</td>
<td>557</td>
<td>909</td>
</tr>
<tr>
<td>WFR.P1, WFR.U2, WFR.F2</td>
<td>26796</td>
<td>10.12</td>
<td>0</td>
<td>12</td>
<td>11687</td>
<td>19962</td>
</tr>
<tr>
<td>WFR.P1, WFR.U6, WFR.F6</td>
<td>5676</td>
<td>9.35</td>
<td>0</td>
<td>62</td>
<td>16228</td>
<td>27986</td>
</tr>
<tr>
<td>WFR.P1, WFR.U12, WFR.F12</td>
<td>3564</td>
<td>9.35</td>
<td>0</td>
<td>122</td>
<td>22692</td>
<td>44724</td>
</tr>
<tr>
<td>WFR.P2</td>
<td>203918</td>
<td>8.63</td>
<td>0</td>
<td>605</td>
<td>1038</td>
<td>8.63</td>
</tr>
</tbody>
</table>

| Resource usage                      | Available        | 280                    | 220           | 106400     | 53200|

As the optimisation increases, diminishing returns in terms of latency are achieved, whilst the required resources increases approximately linearly. Although $F = 32$ and $F = 16$ result in the highest throughput, in practice they cannot be realised due to their high resource usage. $F = 6$ and $F = 12$ instead were chosen as they achieve a good balance between both metrics.

6. INTEGRATED ADAPTIVE OPTICS PROCESSING SYSTEM (AOPS)

The AOPS was formed by integrating the two processing modules. The resulting latency estimates are shown in Table 6 and the resource usage in Fig. 4a.

Table 6: Estimated latency of the RTL implementation of the integrated AOPS synthesised in Vivado HLS using different optimisation techniques with a single-precision floating-point implementation. Bold entries denote implementations that meet timing requirements with the best combination of latency and resource usage, and red entries implementations which fail timing requirements (at $f_{\text{clk}} = 100$ MHz unless otherwise specified).

<table>
<thead>
<tr>
<th>TC module</th>
<th>WFR module</th>
<th>Latency (cycles)</th>
<th>$T_{\text{min}}$ (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>None</td>
<td>535115 – 649163</td>
<td>8.70</td>
</tr>
<tr>
<td>TC.P2</td>
<td>WFR.P1, WFR.F6</td>
<td>16905</td>
<td>9.35</td>
</tr>
<tr>
<td><strong>TC.P1</strong></td>
<td><strong>WFR.P1, WFR.F6</strong></td>
<td><strong>10913</strong></td>
<td><strong>9.35</strong></td>
</tr>
<tr>
<td>TC.P1</td>
<td>WFR.P1, WFR.F12</td>
<td>8789</td>
<td>9.35</td>
</tr>
<tr>
<td>TC.P1, TC.U6, TC.F6 ($f_{\text{clk}} = 100$ MHz)</td>
<td>WFR.P1, WFR.F6</td>
<td>7476</td>
<td>10.18</td>
</tr>
<tr>
<td>TC.P1, TC.U6, TC.F6 ($f_{\text{clk}} = 66.67$ MHz)</td>
<td>WFR.P1, WFR.F6</td>
<td>7180</td>
<td>13.33</td>
</tr>
</tbody>
</table>

Of the implementations that satisfy timing constraints, the best is a combination of TC.P1, WFR.P1 and WFR.F12, being theoretically able to be executed at a rate of 11.4 kHz. This design has a very high resource usage, as shown in Fig. 4a; as a result, the same design but with WFR.F6 is chosen instead, capable of executing at roughly 9.1 kHz, in order to leave space in the fabric for any other logic which may be required, such as the DM calibration and command signal generation modules. Ignoring timing constraints the fastest design comprises a combination of TC.P1, TC.F6, WFR.P1 and WFR.F6. Although it was found that this design did not meet timing constraints when
Fig. 3: Latency (a) and resource usage (b) of the RTL implementation of algorithm 2 with \texttt{WFR\_loop\_rows} pipelined (WFR.P1) and \texttt{WFR\_loop\_cols} unrolled (WFR.UF) with different partitioning/unrolling factors $F$ for the reconstructor matrix $M$ and WFS slope vector $s$.

For $f_{\text{clk}} = 100$ MHz, it is able to run with $f_{\text{clk}} = 66.67$ MHz at approximately 9.3 kHz. However compared to the design in which only \texttt{TC\_loop\_rows} is pipelined (TC.P1) and the WFS image is not partitioned, the performance gains are relatively small. The latter configuration is preferable simply because it does not require partitioning of the WFS detector image, in turn requiring fewer BRAMs and less complicated software for the PS.

These results indicate that, for the AOD at the very least, there is no need to use an integer or fixed-point implementation, as the AOPS can perform all required processes in single-precision floating-point at a rate allowing ample latency for both the generation of the DM command signals and the acquisition of the WFS image from the detector. In fact, it was found that even using a double-precision implementation, bandwidth requirements could be comfortably met, as shown in table 7. Although resource usage proved to be prohibitive for most implementations (see Fig. 4b) this could be avoided by using a higher-end member of the Zynq-7000 device family with a larger PL area.
Table 7: Estimated latency of the RTL implementation of the integrated AOPS synthesised in Vivado HLS using different optimisation techniques with a double-precision floating-point implementation. Bold entries denote implementations that meet timing requirements with the best combination of latency and resource usage, and red entries implementations which fail timing requirements (at $f_{clk} = 100$ MHz unless otherwise specified).

<table>
<thead>
<tr>
<th>Optimisation</th>
<th>WFR module</th>
<th>Latency (cycles)</th>
<th>$T_{min}$ (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>None</td>
<td>693227 – 807275</td>
<td>8.70</td>
</tr>
<tr>
<td>TC.P2</td>
<td>WFR.P1, WFR.F6</td>
<td>16099</td>
<td>9.17</td>
</tr>
<tr>
<td>TC.P1</td>
<td>WFR.P1, WFR.F6</td>
<td>10917</td>
<td>9.17</td>
</tr>
<tr>
<td>TC.P1</td>
<td>WFR.P1, WFR.F12</td>
<td>8793</td>
<td>9.17</td>
</tr>
<tr>
<td>TC.P1, TC.U6, TC.F6 ($f_{clk} = 100$ MHz)</td>
<td>WFR.P1, WFR.F6</td>
<td>7480</td>
<td>10.18</td>
</tr>
<tr>
<td>TC.P1, TC.U6, TC.F6 ($f_{clk} = 66.67$ MHz)</td>
<td>WFR.P1, WFR.F6</td>
<td>7467</td>
<td>13.72</td>
</tr>
</tbody>
</table>

Fig. 4: Resource usage of different implementations of the AOPS with different applied optimisation techniques, using single-precision (a) and double-precision (b) floating-point format.

7. CONCLUSION

Recent advances in FPGA technology have paved the way for a complete AO system to be controlled by a single device, providing a cheaper, simpler and smaller alternative to existing systems. A simplified AO processing system handling the transformation between the WFS detector image and the DM commands, the Adaptive Optics Processing System (AOPS), was implemented on an FPGA, using the specifications of the Adaptive Optics Demonstrator (AOD). It was found that SH WFS thresholding and centroiding and wavefront reconstruction could be carried out in single-precision floating-point at over 9 kHz, leaving ample latency to accommodate the DM and WFS interfaces whilst meeting the $\sim 100$ Hz bandwidth requirement of the AOD. This was achieved by taking advantage of parallelisation and other optimisation techniques unique to the FPGA architecture. The next stage is to build upon the presented findings by designing and validating a standalone closed-loop AO system based using the same technology, comprising a SH WFS and a DM, in order to determine the performance limits of FPGAs in this application. This will first involve analysis of the throughput that can be achieved between the WFS and the PS in the FPGA followed by development of the DM interface. The capabilities of the AOPS will also be extended to performing more sophisticated operations, such as centroid offsetting and removal of low-order aberrations such as tip, tilt and focus modes, to more accurately represent the processing needs of existing AO systems. It is hoped that in the future this design can be developed into a standalone AO system controller for use in general AO applications, such as in 1–3 m telescopes for space surveillance, or even for amateur astronomy.

8. ACKNOWLEDGEMENTS

The authors of this paper acknowledge funding for this research project from the Cooperative Research Centre for Space Environment Management (the Space Environment Research Centre (SERC) Limited). The authors would also
like to thank David Johnson for his kind assistance with Xilinx software and hardware.

REFERENCES


